We fabricated platinum-silicided p-type Schottky barrier MOSFETs (SB-MOSFETs) with 40 nm gate length on a silicon-on-insulator wafer. In order to improve the device performance, the devices were annealed at a temperature of 900
Introduction
Schottky barrier MOSFETs (SB-MOSFETs) [1] [2] [3] have attracted much attention as an alternative to conventional MOSFETs in nanometer scale due to their immunity to short channel effects. As the gate length of MOSFETs shrinks to sub-100 nm, a shallow source and drain (S/D) junction depth is required to reduce the sub-surface leakage current in the channel. As a result, the parasitic S/D resistance becomes comparable to the channel resistance. In SB-MOSFETs, S/D electrodes are made of metal silicide instead of impurity-doped silicon. The abrupt and ultrashallow metallic S/D junctions can be formed easily with low parasitic resistance through a self-aligned silicide process [4] . Also, the drain-induced barrier lowering (DIBL) effect is substantially suppressed in SB-MOSFET structures because Schottky barriers exist at the junction between the metallic source/drain and channel. Moreover, new materials such as high-k dielectrics and metal gates can be employed in the devices because the thermal 4 Authors to whom any correspondence should be addressed.
processes for S/D silicidation do not require a temperature higher than 600
• C [5] .
A low Schottky barrier height (SBH) is an important parameter for high-performance SB-MOSFETs with high current drivability and a high on/off ratio. Platinum silicide (PtSi) has a low SBH of 0.24 eV for holes when junctioned with silicon. In addition, the Schottky junction has excellent interface quality in terms of the interface trap states and uniformity [6] . The interface trap states at the S/D junctions are a key factor in determining the noise characteristics of SB-MOSFETs [7] . Therefore, PtSi is a typical source/drain material used in p-type SB-MOSFETs. In this study, Ptsilicided p-type SB-MOSFETs with a short channel length of 40 nm were fabricated. In order to improve the device performance, various thermal processes were used before the S/D silicidation reaction. The threshold voltage (V T ), subthreshold swing (SS), DIBL, and saturation current (I SAT ) of the devices were evaluated and the effects of the thermal processes were discussed. The excellent short channel characteristics of the SB-MOSFETs demonstrate a possibility for further scaled transistors. 
Sample preparation
As a starting material, an 8 inch phosphorus-doped n-type silicon-on-insulator (SOI) wafer was prepared for the fabrication of the p-type SB-MOSFET. Its resistivity was 17-68 cm, corresponding to a doping concentration of about 10 14 cm −3 . The SOI layer was thinned to a thickness of 40 nm using thermal oxidation and HF etching methods. Mesa-type active patterns with a minimum feature size of 15 nm were formed by photolithography, photoresist trimming, and dry-etch processes of the SOI layer. A 5 nm thick silicon dioxide (SiO 2 ) layer was thermally grown at a temperature of 800
• C and an 80 nm thick phosphorusdoped polysilicon layer was sequentially grown by a lowpressure chemical vapor deposition method. Polysilicon gate electrodes with a minimum size of 30 nm were patterned using the same processes used for the active regions. 30 nm thick sidewall spacers were formed using tetraethyl orthosilicate (TEOS) layer deposition and blanket dry-etch steps. Before the Pt-silicided S/D junctions were formed, the devices were divided into four groups and annealed under different thermal conditions, e.g. a control group (group 1), an N 2 gas annealing group at 900
• C for 10 min (group 2), an N 2 gas annealing group at 900
• C for 20 min (group 3), and a forming gas (mixture of hydrogen and nitrogen) annealing group at a temperature of 400
• C for 30 min (group 4). After the annealing process, all samples were dipped into a buffered oxide etch (BOE) solution to remove the native oxide on the SOI and polysilicon gate. Subsequently, a 30 nm thick Pt layer was consecutively deposited using radio-frequency magnetron sputtering. Pt-silicided S/D regions were formed by a twostep annealing technique of furnace annealing at a temperature of 300
• C for 30 min in nitrogen ambient and rapid thermal annealing at a temperature of 500
• C for 1 min. The unreacted Pt was removed by a hot diluted aqua regia solution of 80
• C. nearly fully silicided by Pt because the Pt:Si thickness ratio is almost 1:1 for PtSi formation. In this experiment, a Pt film with a thickness of 30 nm was deposited on an SOI layer with The best I D -V GS characteristics were obtained in the devices in group 2, which were annealed at a temperature of 900 • C for 10 min in an N 2 environment prior to the S/D silicidation process. The devices exhibit the highest on/off current ratio of larger than 10 7 and the lowest leakage current of about a few pA μm −1 at the V DS value of −1 V, despite the fact that the gate length is as short as 40 nm. In conventional short channel MOSFETs, the electric field originating from the drain electrode extends into the channel region and causes a lowering of the built-in of potential p-n junction, leading to an increase in the off-leakage current. On the other hand, in SB-MOSFETs, the effective barrier which controls current flow is less affected by the draininduced electric field compared to the conventional MOSFETs due to the SB that exists between the source and the channel [8] . This off-current was more effectively suppressed compared to the previously reported SB-MOSFETs [3] . This is attributed to thermal stabilization of the dry-etch damage and reduction of the fixed oxide charges by thermal treatment. Figure 3 The figures of merit for the devices, including the threshold voltage (V T ), SS, DIBL, and saturation current (I SAT ) were evaluated from five samples for each group as shown in figures 4(a)-(d). Among the four thermal treatment groups, the devices in group 2 showed the best performance, especially for V T and SS. The lowest mean values of V T and SS were obtained as 1.2 V and 110 mV, respectively. If a p-type polysilicon gate had been employed instead of n-type gate in this experiment, the V T could have been much smaller than this value. When SiO 2 gate oxide is thermally grown on a silicon substrate, fixed oxide charge is usually generated within approximately 3 nm from the interface between the channel and the gate oxide due to some excess Si [9, 10] . The fixed oxide charge density depends on the final oxidation temperature, which is explained by the well-known Deal triangle [9] [10] [11] . It is also possible to reduce the fixed oxide charge concentration by annealing the oxide wafer at a higher temperature in a nitrogen or argon ambient [9] . In this experiment, a 5 nm thick gate oxide layer was thermally grown at a temperature of 800
Results
• C and re-annealed at a higher temperature of 900
• C in an N 2 environment prior to the silicidation process for the devices in groups 2 and 3. In addition, gate oxide traps by dry-etch damage can affect device performance especially in short channel devices. Thermal treatment in an N 2 environment can cure the dry-etch damage on the gate oxide. The oxide charges, which are generally positive, can be removed during the post-annealing process at a higher temperature, resulting in the reduction of V T and SS in the MOSFET devices in the devices in group 2. When the devices were, however, annealed for 20 min in flowing N 2 ambient, the device performances were degraded as shown in figures 3 and 4. It may be due to a grown oxide layer on the source/drain regions and post-processes to remove it. Although the samples were dipped in the BOE solution to remove the additionally grown oxide, the partly remained oxide on source/drain regions could hinder the formation of the platinum silicide during the silicidation reaction. We guess that the post-processes including the wet etching and silicidation reaction degraded the silicide quality, resulting in low device performance. On the other hand, interface trapped charges can generally be neutralized through a forming gas annealing [9] [10] [11] . However, the effect of the interface trap charges was negligible in these devices, as shown in figures 3 and 4. Consequently, pre-silicidation annealing at a temperature of 900
• C for 10 min in an N 2 environment was most effective for enhancing the device performance. It is attributed to thermal stabilization of dry-etch damage and the reduction of fixed oxide charges in the gate oxide during the thermal process.
Conclusions
Pt-silicided p-type SB-MOSFETs with 40 nm gate length were fabricated on SOI wafers using various pre-silicidation annealing methods. Under the annealing condition of a temperature of 900
• C for 10 min in an N 2 environment, the devices showed the best short channel characteristics, especially in terms of the threshold voltage, swings, and on/off current ratio. It indicates that the fixed oxide charge in the SiO 2 gate insulator was reduced through the annealing process, leading to the improvement of the devices.
